草榴社区 Cloud
Cloud native EDA tools & pre-optimized hardware platforms
Request a Free Trial →
Verification IP for SPI (Bus, Flash, SafeSPI)
草榴社区 Verification IP (VIP) for SPI (Serial Peripheral Interface) Bus, Flash, and SafeSPI provides a comprehensive set of protocol, methodology, verification and productivity features, enabling users to achieve rapid verification closure of SPI Bus, Flash, and SafeSPI based designs.
Highlights
- Native SystemVerilog/UVM
- Runs natively on all major simulators
- Runtime JEDEC and vendor part selection for SPI Flash
- Board propagation IO delay modeling
- Verification plan and coverage
- Built-in protocol and timing checks
- Verdi protocol-aware debug
- Trace file for easy debug
- Error injection and exceptions
Key Features
- SPI Bus, Flash and SafeSPI
- SafeSPI for Automotive safety
- Motorola, National Semiconductor Microwire and Texas Instrument SSP modes
- SPI Flash Memory Vendor part numbers
- Multi I/O, 8 lanes (Dual/Quad/Octal)
- Primary and Secondary configurations
- All SPI operating modes
- Register Data Width (8/16/32)
- Bit and byte endianness
- Payload size control and data value control
- Baud rate control for Primary Agent
- Configurable length for Instruction, Address, and Data Phase
- Configurable lane count for Instruction, Address, and Data Phase
- Configurable timers (Leading, Trailing, and Idle time between transfer)
