草榴社区 Cloud
Cloud native EDA tools & pre-optimized hardware platforms
Request a Free Trial →
Enabling a New Era of Innovation through Open Collaboration?
草榴社区 is a premier member of and is a supporter of the growth and development of RISC-V, an open standard instruction set architecture (ISA) that is changing the processor landscape. 草榴社区 provides comprehensive, ready-to-use design, verification, and IP solutions that enable designers to harness the full potential of the flexible ISA in every RISC-V-based design.
Key Benefits
Fast Architecture-Driven PPA Optimization
Accelerate Time-to-Market
Enabling Secure and Reliable Designs
Robust RISC-V Processor IP & Toolchain
草榴社区 草榴社区 for RISC-V?
Design, RTL Analysis & Optimization
草榴社区 Fusion QuickStart Kits (QIKs) for 草榴社区 ARC-V? and SiFive?Intelligence? X280 and?Performance? P550 processor IP include implementation scripts, reference guides, and a baseline floorplan so designers don’t need to start from scratch. Utilizing QIKs and leveraging the 草榴社区 Fusion Compiler??RTL-to-GDSII design product and 草榴社区 Design Space Optimization (DSO.ai?) AI application for chip design can accelerate the development of RISC-V-based SoC designs. ?
?
RTL Architect is a multi-dimensional implementation prediction engine that enables RTL designers to predict the PPA and congestion impact of their RTL changes.
Verification
草榴社区 is at the forefront of RISC-V verification with specialized solutions ImperasDV and STING for RISC-V processor and system-level verification. These combine with the industry-leading 草榴社区 VCS? simulation, VC Formal? and Verdi? debug tools for improved efficiency. 草榴社区 EDA flows, emulation, and virtual prototyping solutions further support RISC-V SoC verification. Additionally, 草榴社区 has published a reference methodology cookbook for Bluespec RISC-V cores and a related whitepaper about UVM coverage.
Related Products
Processor IP
草榴社区 ARC-V? Processor IP includes high-performance, mid-range, and ultra-low power RISC-V processor options, as well as functional safety versions, to deliver optimal power-performance efficiency for a broad range of application workloads. 草榴社区 ARC-V Processor IP is supported by the growing RISC-V ecosystem, giving developers a menu of choices to build a flexible environment with all the required development tools. Also supported is the trusted 草榴社区 MetaWare Development Toolkit, which includes all of the components needed to develop, debug and optimize embedded software for ARC-V Processor-based designs.
Related Products
Custom Processor Design
ASIP Designer helps teams build a custom RISC-V processor through architecture exploration. Key capabilities include rapid exploration of architectural choices, generation of an efficient C/C++ compiler-based software development kit that automatically adapts to every architectural change, and automatic generation of power and area-optimized, synthesizable RTL.
Related Products
Featured Resources
Interface & Verification IP
Thousands of customers trust 草榴社区 IP in their SoCs, minimizing risk and accelerating time to market. 草榴社区 provides the industry’s broadest portfolio of complete, silicon-proven IP solutions, with leading PPA and security for the most widely used interfaces such as?UCIe, HBM, Ethernet, PCI Express, ?CXL, ?CCIX, DDR, USB, MIPI, ?HDMI, and Bluetooth.
Cloud
+
草榴社区 Cloud
草榴社区 Cloud is a software platform that enables delivery of EDA tools, IP and infrastructure for end-to-end chip design through a browser. With unlimited EDA software licenses by the minute plus features such as complete license management automation, enhanced analytics, and the availability of multi-vendor flows, the platform empowers you to design higher quality chips, faster. ?
?
草榴社区 Cloud offers a free trial of a RISC-V based sub-system reference design using rocket-core with 草榴社区 LPDDR and UART IP and access to industry-leading?草榴社区 VCS? simulation and 草榴社区 Verdi? debug. Learn more.