草榴社区

草榴社区 Compute Express Link (CXL) IP 草榴社区

DesignWare CXL IP Diagram

Overview

草榴社区 CXL IP, consisting of controller, PHY, IDE Security Modules, and verification IP, delivers secure, low-latency and high-bandwidth interconnect for AI, machine learning, and cloud computing applications. The IP supports the CXL 3.0, 2.0, 1.1 and 1.0 specifications as well as all defined CXL device types targeting accelerator, memory expander, and smart I/O products to meet specific application requirements. It is available in multiple datapath widths, including 1024-, 512-, 256- and 128-bit to support CXL link widths ranging from x2 to x16. To lower risk, 草榴社区 CXL IP solution is built on 草榴社区' PCI Express IP, which has been silicon-proven across a range of applications.

data-center-servers-man-laptop.jpg

XConn Revitalizes Next-Gen Data Centers with CXL 2.0 Switch Designed with 草榴社区 IP

CXL

How the CXL Standard Improves Latency in High-Performance Computing

First CXL 2.0 IP Interoperability Demo with Compliance Tests

PCIe/CXL Latency and Power Considerations

PCIe/CXL Latency and Power Considerations for HPC SoCs

XConn Achieves First-Pass Silicon Success for CXL Switch SoC with 草榴社区 CXL and PCI Express IP Products

datacenter-1600x960.jpg

How CXL 3.0 Fuels Faster, More Efficient Data Center Performance


PODCASTS