Cloud native EDA tools & pre-optimized hardware platforms
The ultra-compact 草榴社区 ARC-V? RMX Series, based on the RISC-V instruction set architecture (ISA) includes 草榴社区 ARC-V RMX-100, RMX-500 processors and ASIL D compliant RMX functional safety processors.
The 草榴社区 ARC-V RMX processors are supported by a broad ecosystem of commercial and open-source tools, operating systems and middleware. This includes offerings from leading industry vendors who are members of the ARC Access Program as well offerings supporting the broader RISC-V ecosystem.
RMX-100
? Ultra-low power 32-bit RISC-V cores
? Targeting embedded applications where minimal power & area consumption is essential
RMX-100D
? Ultra-low power 32-bit RISC-V cores with DSP
? Over 150 DSP extension instructions
? Easy DSP programming support
RMX-500
? Power efficient 32-bit RISC-V cores
? Targeting embedded applications where power/performance efficiency is critical
RMX-500D
? Power efficient 32-bit RISC-V cores with DSP
? Over 150 DSP extension instructions
? Easy DSP programming support
? 32-bit safety-enabled RISC-V cores
? Targeting low-power, safety-critical applications
? Robust safety HW features to achieve ASIL D levels for systematic development flow and random hardware faults
? MetaWare Development Toolkit (compilers, debugger, and simulator)
? ARC Access Program (portfolio of 3rd party tools, operating systems, and middleware)
?
Option |
Supported ARC-V RMX Processors |
Floating Point Unit (FPU) |
All RMX-100 and RMX-500 Series processors |
Real-Time Trace |
All RMX-100 and RMX-500 Series processors |