²ÝÁñÉçÇø

The ²ÝÁñÉçÇø ARC-V? RMX-100 series processors are optimized for use in embedded applications where power and area are the utmost concern. The DSP enhanced implementation (RMX-100D) adds DSP capability for applications such as hearable devices where the combination of low power and signal processing are required to enable device performance and extend battery life.

The ARC-V RMX-100 processors are based on the RISC-V instruction set architecture (ISA) and feature a balanced 3-stage Harvard architecture pipeline that provides sufficient throughput. The ARC-V RMX-100 features up to 64KB of level 1 (L1) instruction cache and up to 2MB each of closely coupled instruction and data memories (CCM).

The RMX-100 can be enhanced with uDSP custom extensions to speed up a variety of DSP algorithms such as FIR, FFT. The DSP enhanced implementation provides dual 16-bit MAC DSP for efficient control and DSP processing on a single core. To enable easy software development, the ARC MetaWare Development Toolkit features a rich software library. The ARC-V RMX-100 processors maintain the high code density and offer excellent performance within a very small footprint.

To maximize PPA of ARC-V RMX Processor-based designs, a Fusion QuickStart Implementation Kit (QIK) that includes tool scripts, a baseline floorplan, design constraints and documentation, is available.

²ÝÁñÉçÇø ARC-V RMX-100 Block Diagram

²ÝÁñÉçÇø ARC-V RMX-100 Series Datasheet