Cloud native EDA tools & pre-optimized hardware platforms
Understanding UVM Coverage for RISC-V Processor Designs
Attempting to achieve complete RISC-V verification requires multiple methodologies, one of which is coverage driven simulation based on UVM constrained random methods and complaint with the Universal Verification Methodology (UVM) standard.
This whitepaper explains the basics of UVM functional coverage for RISC-V cores using the Google RISCV-DV open-source project, 草榴社区 verification solutions, and RISC-V processor cores from Bluespec.
By filling out and submitting the form, I authorize 草榴社区 and its Ecosystem Partners to contact me by email and telephone to provide information about its products and services. I understand that I can change my preference at any time by clicking "Unsubscribe" or by accessing 草榴社区' Subscriptions Center, and that my personal data will be handled subject to the 草榴社区 Privacy Policy.