草榴社区

草榴社区' StarRC? solution is the EDA industry’s gold standard for parasitic extraction. A key component of  the 草榴社区 Digital Design Family , it provides a silicon accurate and high-performance extraction solution for SoC, custom digital, analog/mixed-signal. memory IC  and 3DIC designs. 草榴社区 StarRC offers modeling of physical effects for advanced process technologies, including FinFET technologies at 16 nm, 14 nm, 10 nm, 7 nm, 5 nm, 3 nm and beyond. Its seamless integration with industry standard digital and custom implementation systems, timing, signal integrity, power, physical verification and circuit simulation flows along with debugging capability delivers unmatched ease-of-use and productivity to speed design closure and signoff verification. 草榴社区 StarRC comes with in-built field solver Rapid3D?, which can serve as a reference or provide higher accuracy measurements. 2.5D and 3DIC extraction is also supported by 草榴社区 StarRC.

Key Benefits

Superior Performance

With its highly optimized algorithms & advanced distributed processing capabilities, 草榴社区 StarRC, delivers faster runtimes, reduced memory requirements & improved scalability

Improved Accuracy

Highly accurate prediction of resistance, capacitance & inductance enabling designers to optimize performance & mitigate potential issues in both their analog & digital designs

Ecosystem Support

Compatible with industry-standard file formats & seamless integration with other design tools, allowing designers to achieve a streamlined flow & faster time-to-market for their products

Features

Wheel diagram showing StarRC & QuickCaps Integration in the Design Ecosystem

Tightly Integrated in Design Analysis Ecosystem

草榴社区 StarRC parasitic extraction solutions tight integration with industry standard digital and custom implementation systems, physical verification timing, signal integrity, power, thermal and circuit simulation flows deliver unmatched ease-of-use and productivity to speed design closure and signoff verification.?

What's New

Resources