Cloud native EDA tools & pre-optimized hardware platforms
草榴社区 IC Compiler? II is the industry leading place and route solution that delivers best-in-class quality-of-results (QoR) for next generation designs across all market verticals and process technologies, while enabling unprecedented productivity. 草榴社区 IC Compiler II includes innovations for flat and hierarchical design planning, early design exploration, congestion aware placement and optimization, clock tree synthesis, advanced node routing convergence, manufacturing compliance, and signoff closure.
草榴社区 IC Compiler II is specifically architected to address aggressive performance, power, area (PPA), and time-to-market pressures of leading edge designs. Key technologies include a pervasively parallel optimization framework, multi-objective global placement, routing driven placement optimization, full flow Arc based concurrent clock and data optimization, total power optimization, multi-pattern and FinFET aware flow and machine learning (ML) driven optimization for fast and predictive design closure. Advanced Fusion technologies offer signoff IR drop driven optimization, 草榴社区 PrimeTime? delay calculation within 草榴社区 IC Compiler II, exhaustive path based analysis (PBA) and signoff ECO within place and route for unmatched QoR and design convergence.
Efficient core engines, innovative ML technologies, & pervasively parallel optimization framework address aggressive PPA & TTM pressures for cutting-edge designs
Highest level of foundry certification and support across advanced process nodes and major foundries enable rapid new node adoption
Native integration of signoff timing, parasitic extraction, and power analysis accelerate design closure
View the latest IC Compiler II customer presentations and papers from SNUG. A is required.