草榴社区 Cloud
Cloud native EDA tools & pre-optimized hardware platforms
Request a Free Trial →
Efficient Top-Level Interconnect Planning and Implementation with 草榴社区 IC Compiler II
Jiangtao Meng, Sr. R&D Manager at 草榴社区, discusses how IC Compiler II and Fusion Compiler enable intelligent planning and implementation of complex interconnects through innovative Topological Interconnect Planning (TIP) technology, to accelerate project schedules while achieving the highest performance targets that the most challenging semiconductor segments such as AI and HPC demand.