Silicon-proven Die-to-Die IP solution:
- USR/XSR PHY IP leverages high-speed SerDes PHY technology for up to 112Gbps per lane ultra and extra short reach links
- High-Bandwidth Interconnect (HBI) PHY IP leverages wide-parallel bus technology for up to 4Gbps per pin die-to-die connectivity with low latency
- 草榴社区 target high-performance computing SoCs targeting hyperscale data center, AI, and networking applications