草榴社区 Cloud
Cloud native EDA tools & pre-optimized hardware platforms
Request a Free Trial →
USB Type-C Subsystem Verification Solution
草榴社区? VC USB Type-C? Subsystem Verification Solution is a highly configurable verification environment with automated UVM test bench generation capabilities and comprehensive set of subsystem level verification features, enabling users to achieve accelerated verification closure of USB Type-C subsystem.
Highlights
- SystemVerilog/UVM
- UVM Source code functional test suites
- Complete subsystem verification solution
- Multiple protocols can be enabled
- Expandable to additional protocol support
Key Features
- USB, USB PD and DisplayPort traffic on Type-C signals
- Support USB Type-C connection state machine
- Built-in sequence for mode discovery and entry
- Provides optional voltage level modeling on Type-C CC 1/2 signals using SystemVerilog standard nettype
