²ÝÁñÉçÇø

RTL Restructuring and Design Assembly

Increased IP reuse in SoC design creates challenges in managing source RTL for systems or subsystem assembly and in handling the RTL modifications needed when creating a new or derivative design. GenSys provides an environment to enable ¡°correct-by-construction¡± RTL design assembly and includes management and modification tools for RTL restructuring that enables improved productivity for front-end designers.