草榴社区 Cloud
Cloud native EDA tools & pre-optimized hardware platforms
Request a Free Trial →
SNUG India - Bangalore 2019 Proceedings
Complete Proceedings
2019 SNUG India - Bangalore Award Winners
Need for Iterative MOS Reliability Analysis for High Voltage Level Shifter of IO Buffers
Download Paper
The "Art" of Gauging Crosstalk Delay Accuracy and the "Science" of Taking it to Closure
Download Paper
Parallel Per-Critical-Clock (PPCC) Logic Synthesis and Netlist Fusion for Best PPA and Convergence
Download Paper
Accelerating Design Cycles with Software Workload Models and Cycle Accurate Hardware Models A Home Gateway SoC Case Study
Download Paper