²ÝÁñÉçÇø

AI workloads are pushing architectural limits in silicon design, driving for an urgent need for scalable and standardized networking technologies to expand the computing capabilities.  This presentation will discuss how standards such as PCIe, CXL, UCIe and the upcoming UEC and UAL specifications will boost AI chip network compute and to create a robust, flexible ecosystem of hardware that can enable the world's most demanding AI models. 

We will highlight the need to scale up and out and how ²ÝÁñÉçÇø is driving innovation and industry adoption for these next-generation technologies to address design challenges for distributed computing architectures.

This presentation was part of the session and is now available to watch on-demand.