Cloud native EDA tools & pre-optimized hardware platforms
Increasing the fin-height in FinFET devices helps designers meet aggressive area shrink goals – in concert with fin depopulation – but comes with added complications in increased parasitics and greater manufacturing challenges. 草榴社区 has long been working across the industry to research, enable and thus chart a path for what transistor architectures will look like beyond the FinFET. In this video, 草榴社区 R&D will discuss the most likely options for transistor architectures as we move beyond the 5-nm node and how this is demanding a broader solution of “variability-driven engineering”.
So we're going to talk about 5 nanometer and beyond technology, and we're going to look at a simple structure of a cell-like inverter.
One thing you see here is the channel legs. When you have certain fin lengths, the bias from the drain tries to reach the source. You design it such that it doesn't reach the source, ensuring the transistor works fine and can be turned off.
Shrinking Sizes and Challenges
Cross-Section and Next Technology
草榴社区: Thin Fins and Nanowires
Nanowires vs. Nanosheets
Performance and Variability Considerations
These are the considerations for technology at 5 nanometers and beyond.
Quickly develop advanced digital, custom, and analog/mixed-signal designs with the best power, performance, area, and yield.