草榴社区 Cloud
Cloud native EDA tools & pre-optimized hardware platforms
Request a Free Trial →
Empowering Education: Unleash Innovation with Cutting Edge Teaching Tools
The 草榴社区 University Software Program provides academic and research institutions electronic design automation (EDA) tools and technology that are essential for workforce development and academic research. Membership not only grants access to our tools but also includes educational resources such as curriculum and training.
Contact us to join our program
Tech Suite
EDA
+
Members enjoy exclusive access to nearly all cutting-edge EDA tools from 草榴社区. Unlock everything essential for chip design and verification as well as advanced processes and models crucial for manufacturing chips. Elevate your teaching or learning experience with our comprehensive suite of tools that include 3DIC Compiler, Silicon Photonics Design Software, Technology Computer Aided Design (TCAD) and more.
Build better optical designs faster with software for imaging, illumination, automotive lighting, and photonic and optical network design.
Simpleware is now in our University Software Program! Offered as a separate bundle, researchers will have access to an industry-leading 3D image processing software that allows you users to convert 3D & 4D image data into models for seamless integration into medical workflows like patient specific medical device design, 3D Printing and simulation, or industrial workflows like non-destructive testing, reverse engineering and materials analysis.
Membership benefits
SolvNetPlus
SolvNetPlus is a comprehensive knowledge base of all 草榴社区 products. Registered users from member universities can access SolvNetPlus as a convenient resource for technical articles, application notes, troubleshooting techniques, training content, and education materials like libraries, PDKs and memory compilers. All member universities have access to The SolvNetPlus Knowledgebase, which unlocks a collection of searchable articles covering many topics of 草榴社区 tools. grants members the key to enjoying the array of all benefits listed below.
草榴社区 Learning Center
Training hub offers a in various delivery formats and allows for easy navigation as well as personalized learning experiences.
Curriculum
草榴社区 provides universities with access to comprehensive curricula for Bachelor and Master Programs in IC design and EDA development.
Each full-semester course contains 15 weeks of material including syllabus, lectures, labs, homework, and exams. 草榴社区 tools are applied in the labs for a thorough and practical understanding of theoretical concepts introduced in each course. Professors at member universities may use these course materials to implement a new course or to supplement content in an existing course.
All courseware described below may be downloaded from If your university is not yet a member of the 草榴社区 University Software Program and you would like to apply, please contact us.
IC Design Curriculum |
||
Bachelor Degree Courses:
|
Master Degree Courses:
|
|
EDA Curriculum |
||
Bachelor Degree Courses:
|
Master Degree Courses:
|
|
Advanced Courses: |
|
Bachelor Degree Courses:
|
Master Degree Courses:
|
General Courses: |
|
Bachelor Degree Courses:
|
Master Degree Courses:
|
Libraries, PDKs and Memory compilers
Gain valuable experience using a complete design flow and to master advanced design methods, available to university members through SolvNetPlus
Enable students to master advanced design methods for low power, IoT, and automotive applications using the latest 草榴社区 EDA tools.
Enable students to master the design of analog and mixed-signal ICs and IPs using the latest 草榴社区 Custom Implementation tools. Each PDK includes documentation and design infrastructure elements.
Available for academic use when custom tailoring memory circuits for specific design needs.
RMgen provides an easy way to configure and download product-specific and release-specific reference methodology scripts. These are a starting point for developing product-specific flow scripts. Customize the scripts to work in your design environment.
草榴社区 Digital Design Resource Center
The 草榴社区 Digital Design Resource Center is created to support your educational and research activities in core VLSI design using cutting-edge 草榴社区 tools.
Empower participants with a comprehensive understanding of key concepts in IC design (Simulation and Physical implementation) and guide them through a hands-on learning path to proficiently implement and verify these concepts using industry-leading 草榴社区 tools.
Participants will acquire the skills to describe a subsystem in Verilog, System Verilog, VHDL and/or other high-level languages, and verify it. This course will ensure a thorough exploration into the RTL to GDSII Synthesis, implementation and signoff methodology, it will also provide an in-depth understanding of our 草榴社区 tools to enhance your learning experience.
The learning path includes:
5 self-training modules to facilitate a comprehensive understanding of the digital flow using 草榴社区 tools
2 university curriculum materials designed for professors to use in the classroom. Each module includes lectures, labs, and sample assessments.
Syllabus
+
1. Logic simulation
2. Logic Synthesis
3. Timing & area constraint
4. Logic synthesis strategies
5. Design for Test
6. Attributes and Constraints
7. Compile Strategies
8. Physical Design Data
9. Design Planning
10. Clock Tree Synthesis
11. Placement
12. Routing
13. Power Optimization
14. Synthesis for low power
15. On Chip Variations
16. Physical Verification
17. Power Estimation
18. Static Timing Analysis Concepts
19. Delay Modeling
20. Interconnect Parasitics
21. Delay Calculation
22. Configuring the Static Timing Analysis Environment
23. Generating Timing Reports
24. Crosstalk and Noise
25. Statistical Static Timing Analysis
26. Gate simulation
Got Questions? We're Here to Help
Additional Resources
Learning Resources
Access to curricula and resources for university program members (SolvNetPlus ID and password required)
Explore EMBARC
The embARC Community is a free online resource for developers of embedded applications for ARC processors