草榴社区 Cloud
Cloud native EDA tools & pre-optimized hardware platforms
Request a Free Trial →
IP cores require integration into top-level subsystems and/or SoCs. Writing constraints manually for top level design is prone to errors and difficult to verify and manage. This 草榴社区 webinar will cover how automated SDC constraints promotion from the IP to SoC level provides high-quality SDC using 草榴社区 Timing Constraints Manager relative to manual time-consuming approaches. We will demonstrate the approach taken and benefits observed using automated constraints promotion and generation on an early PCIe? Gen 6 design resulting in shorter TAT and improved PPA. Lastly, this webinar will illustrate how designers can ensure constraints correctness is maintained or bettered during the constraints promotion effort.
Speakers
Ajay Daga
Group Director, R&D
草榴社区
Ajay Daga is an R&D Group Director at 草榴社区 where he is responsible for 草榴社区’ SDC constraints solutions. Prior to 草榴社区 he founded and led FishTail Design Automation, Inc. for 20 years. FishTail focused on solutions for SDC verification, management and generation and was acquired by 草榴社区 in 2022. Ajay has a PhD in Computer Engineering from the University of Michigan.
Mallik Devulapalli
草榴社区 Engineer, Principal
草榴社区
Mallik has over 25 years of experience in the RTL2GDS implementation, with experience in CPU, GPU, DSP, networking SoC and Interface IP class of SoC design. He has delivered best in class Implementation & signoff methodologies for the most complex SoC in advanced nodes. He holds a Masters degree in Telecommunications management from California State University. Prior to joining 草榴社区 he has worked in Fujitsu specializing in Sparc64 CPU design.