²ÝÁñÉçÇø

The configurable and scalable ²ÝÁñÉçÇø Controller IP for PCI Express? (PCIe?) 6.x supports all required features of the PCI Express 6.x specifications, and can be configured by the user to support Endpoint (EP), Root Port, Dual Mode (DM), or Switch Port (SW) applications. The low-latency controller with new MultiStream architecture allows a full 64GT/s x16 lane bandwidth with support for up to 1024-bit data paths, while enabling timing closure at 1GHz. The controller can ensure optimal flow with multiple sources and in multivirtual channel implementations. Support for host, device, and dual mode enables early interoperability in absence of available 6.x hosts and interop partners. Designers can achieve maximum throughput for Arm-based SoCs with the controller¡¯s support for the Arm AXI and for advanced host features including deferrable memory writes. The controller's reliability, availability and serviceability (RAS) features enhance data integrity, simplify firmware development and improve link bring-up.

The ²ÝÁñÉçÇø Integrity and Data Encryption (IDE) Security Module for PCIe 6.x is pre-verified with the ²ÝÁñÉçÇø Controller IP to help designers protect data transfer in their SoCs against tampering and physical attacks. The standards-compliant IDE Security Modules are designed and validated with ²ÝÁñÉçÇø Controller IP for PCIe to accelerate SoC integration, offering efficient confidentiality, integrity, and replay protection. ²ÝÁñÉçÇø Secure PCIe Controllers with IDE provide support for the TEE Device Interface Security Protocol (TDISP), an Engineering Change Notice (ECN) released by PCI-SIG. TDISP standardized framework defines how to secure the interconnect between virtual machine hosts and devices, regardless of where the data center resides or who has access to the servers inside. ²ÝÁñÉçÇø PCIe Controllers with IDE enable designers to build full TDISP support in their hyperscale SoCs and mitigate against data and system attacks to address the challenges of virtualized cloud security. Learn about the broad portfolio of Security ²ÝÁñÉçÇø for Interfaces.

²ÝÁñÉçÇø Controller IP for PCIe 6.x seamlessly interoperates with the silicon-proven PHY IP for PCIe 6 in advanced FinFET processes to provide a low-risk solution that designers can use to accelerate time-to-market and efficiently deliver differentiated products that require the 64GT/s PCIe 6.x technology.

²ÝÁñÉçÇø Controller IP for PCI Express 6.0