Cloud native EDA tools & pre-optimized hardware platforms
草榴社区 Webinar | On-Demand
To achieve maximal quality of results (QoR) in synthesis, it requires leveraging retiming, multibit banking, and advanced datapath optimizations, which are part of the 草榴社区 Fusion Compiler? implementation solution. However, during the late-stage functional ECO (engineering change order) phase, the automated ECO tool needs to be sophisticated enough to generate optimal patches in the presence of such aggressive optimizations. Given these ECO implementations occur at a late stage, they always need to be implemented rapidly while ensuring that the functionality and timing requirements are met without any sacrifice to the synthesis QoR.
The 草榴社区 Formality? ECO solution can start up front at the ECO RTL and understand the optimizations that 草榴社区 Fusion Compiler employs, thus enabling rapid creation of ECOs.
In this 草榴社区 webinar, Intel shares its experience using 草榴社区 Formality ECO, an efficient, automated solution for implementing functional ECOs fast, accurately, and predictably. The presentation will detail how 草榴社区 Formality ECO helped with optimal patch generation which enabled Intel to meet its time-to-market requirements.
Applications Engineer, Staff
草榴社区
Sai Kumar Yella is a Staff Applications Engineer at 草榴社区. He has over 10 years of experience in 草榴社区 front-end tools spanning 草榴社区 Design Compiler, 草榴社区 Formality, and 草榴社区 Fusion Compiler. Sai Kumar holds a bachelor’s degree in Electronics and Communications engineering from JNTU (BVRIT).
Senior Hardware/CAD Engineer
Intel Corporation, CCD
Sorana Lazarovici is a Senior Hardware/CAD Engineer at Intel Corporation, CCD. She has over 25 years of experience in front-end activities like logic design and simulation, including clusters leading (like MAC or PCIe) and back-end different activities including synthesis, static timing analysis and formal verification, using Cadence Conformal-LEC and 草榴社区 Formality. Sorana holds an MBA degree from Hebrew University and a B.Sc. degree in Computer Engineering from Technion Institute.