# **Synopsys and Peraso**

Peraso Achieves First-Pass Silicon Success for 60 GHz WiGig Baseband SoC With DesignWare IP & Services

#### **Business**

Peraso is a fabless semiconductor company headquartered in Toronto, ON, Canada. The company is focused on the development of 60 GHz chip sets and solutions compliant with the IEEE 802.11ad specification. Peraso is targeting the mobile and wireless markets, and provides products characterized by small footprint, low power consumption and competitive price points.

### **Challenges**

and custom-designed analog front ends, Peraso required a reliable IP and services provider who could cover their resource gaps. Synopsys' DesignWare IP, virtual and hardware-based prototyping solutions, and Synopsys Professional Services offered a complete portfolio of proven solutions, making it possible for Peraso to work with a single, trusted supplier.

## High-Quality DesignWare IP

Peraso knew that for their WiGig SoC's success, they needed reliable IP that could be integrated quickly. Peraso evaluated several IP vendors and discovered that Synopsys' ARC Processor had unique features that added significant value to their system. These features included having direct memory access to the tightly coupled memories and extension capabilities through the ARC peripheral bus. "The ARC Processors were ideally suited for our application," said Brad Lynch, VP Product Development, Peraso. "The flexibility of the interfaces and complete configurability let us tailor the processor to our application's requirements."

Due to Synopsys' reputation as S518.1(hr7(T)-18-11.3(e)-6.5(r(t)0.5u)-10.7(r) \( \) \( \Delta \).01 u4(b)-,rn)-8.9(d)-10.4(o)-10.474y suited

 $.7 (k T3037) 4(t) 12.87(u) - 9(r) prerli8 g 15.5(r) 10.4(o) - 10.10.7(r a) - 13.4(p) - 10(p) 1(n) - 2.9(\textbf{[}n613.22) - 1t11.) - 9T \textbf{10} \textbf{\_D} \ \text{Tc 0 Tw 0 } -2.22(a) - 10(p) 1(n) - 2.9(\textbf{[}n613.22) - 1t11.) - 9T \textbf{10} \textbf{\_D} \ \text{Tc 0 Tw 0 } -2.22(a) - 10(p) 1(n) - 2.9(\textbf{[}n613.22) - 1t11.) - 9T \textbf{10} \textbf{\_D} \ \text{Tc 0 Tw 0 } -2.22(a) - 10(p) 1(n) - 2.9(\textbf{[}n613.22) - 1t11.) - 9T \textbf{10} \textbf{\_D} \ \text{Tc 0 Tw 0 } -2.22(a) - 10(p) 1(n) - 2.9(\textbf{[}n613.22) - 1t11.) - 9T \textbf{10} \textbf{\_D} \ \text{Tc 0 Tw 0 } -2.22(a) - 10(p) 1(n) - 2.9(\textbf{[}n613.22) - 1t11.) - 9T \textbf{10} \textbf{\_D} \ \text{Tc 0 Tw 0 } -2.22(a) - 10(p) 1(n) - 2.9(\textbf{[}n613.22) - 1t11.) - 9T \textbf{10} \textbf{\_D} \ \text{Tc 0 Tw 0 } -2.22(a) - 10(p) 1(n) - 2.9(\textbf{[}n613.22) - 1t11.) - 9T \textbf{10} \textbf{\_D} \ \text{Tc 0 Tw 0 } -2.22(a) - 10(p) 1(n) - 2.9(\textbf{[}n613.22) - 1t11.) - 9T \textbf{10} \textbf{\_D} \ \text{Tc 0 Tw 0 } -2.22(a) - 10(p) 1(n) - 2.9(\textbf{[}n613.22) - 1t11.) - 9T \textbf{10} \textbf{\_D} \ \text{Tc 0 Tw 0 } -2.22(a) - 10(p) 1(n) - 2.9(\textbf{[}n613.22) - 1t11.) - 9T \textbf{10} \textbf{\_D} \ \text{Tc 0 Tw 0 } -2.22(a) - 10(p) 1(n) - 2.9(\textbf{\_D} \ \text{\_D} \ \text{\_$ 

"Synopsys o ers a 'one stop shop' with a full portfolio of solutions—a complete IP o ering, services, and prototyping solutions. Everything works as advertised. All we ask is that when we get the chip back, it works—and by engaging with Synopsys, it did.

#### **Brad Lynch**

VP Product Development, Peraso

