Overview

Stress engineering is mandatory to meet the performance targets of leading-edge CMOS technology and is now extending to strained SiGe channels and hybrid orientation of NMOS and PMOS devices. This involves a large number of possible device configurations for exploring and optimizing MOSFET performance, which can only be investigated efficiently with the help of TCAD. Yet, the complexity of stress effects, ranging from the impact of stress on process simulation to 3D effects and drain current enhancement in the quasi-ballistic transport regime of nanoscale transistors, makes TCAD simulation a challenging task.

Synopsys TCAD Services offers a range of services to address device optimization and process inre on engineering offer many degrees of freedom to optimize device

_ðRð

DZBVőa`T\VedköR_UdjRj`feðaciZ^Zf_`ceY`U`iðTgideR]]`XcRaYZTð cZV_eReZ_dkr

a VcWc^ R_TVôn ZeYZ_0eYVôXZgV_0UVgZTVôn Z_U` h ŽŒ 4 2 5 ôR]]` h dô WcôR_0VWMTZV_e6RddVdd^ V_e6 WoeYVôUZWWcV_e6T` _WXKfcReZ _dkûRdô Z]f decReVU0Z_07ZKfcVô*kôn YZTYôdY` h dôRôdj a ZTR]O\$ 5 ô` VTYR_ZTR]ô decVddôdZ^ f]ReZ_kôR_U0Z_07ZKfcVô*kôn YVcVôeYVôVWWTe6 WXYZKYô decVddôrR_UôbfRdZSR]]ZdeZTôecR_da` ceô _0eYVôUkdReôXRZ_0Zdô UV^` _decReVUŽ64 fccV_e6decVddôV_XZ_VVcZ_XôRaac` RTYVdôcV]j ô _ôRô]RcXVô_f^ SVcô WodecVddôbVTY_ZbfVd-eVeTYôde` a ðRj^` ` e b` h




Figure 1: Stress component normal to the gate interface in the Si body of the MOSFET.




Figure 2: Scaling of the stress-induced on-current gain.

